Design And Implementation Of USART IP Soft Core Based On DMA Mode
 | International Journal of Computer Trends and Technology (IJCTT) |  |
| © - October Issue 2013 by IJCTT Journal | ||
| Volume-4 Issue-10 | ||
| Year of Publication : 2013 | ||
| Authors :Peddaraju Allam |
Peddaraju Allam "Design And Implementation Of USART IP Soft Core Based On DMA Mode "International Journal of Computer Trends and Technology (IJCTT),V4(10):3580-3584 October Issue 2013 .ISSN 2231-2803.www.ijcttjournal.org. Published by Seventh Sense Research Group.
Abstract:- A Universal synchronous Asynchronous Receiver/Transmitter is a type of "synchronous asynchronous receiver/transmitter", a piece of computer hardware that translates data between parallel and serial forms. The universal designation indicates that the data format and transmission speeds are configurable and that the actual electric signaling levels and typically is handled by a special driver circuit external to the USART. A USART is usually an individual (or part of an) integrated circuit used for serial communications over a computer or peripheral device serial port. USARTs are now commonly included in microcontrollers. A dual USART, or DUART, combines two USARTs into a single chip. Many modern ICs now come with a UART that can also communicate synchronously; these devices are called USARTs (universal synchronous/asynchronous receiver/transmitter).The USART IP hard core is poor at flexibility and transportability while USART IP soft core is only based on poll and interrupt mode at present which consumes so much time of CPU that the performance of embedded system is reduced greatly. USART (with reference of clock) IP soft core based on DMA mode is proposed and well elaborated using the characteristic of DMA. The IP core is AVALON bus-compatible with the control and arithmetic logic of entire IP core completed by a single FPGA chip so that it is very suited to NIOSII embedded system. Five main sub modules are well designed and the whole IP core is tested and verified in a simple NIOSII embedded hardware system. It turns out that USART IP soft core based on DMA mode can reduce elapsed time of CPU greatly in data transmission process so that the performance of NIOSII system can be improved and design requirement can be better met with less resources occupied, high speed, high flexibility and high transportability.
References -
[1] AlteraCorp,Avalon-MMSlavereferencemanual.
[2] Alteracorp,USARTCoreUser’sGuide.
[3]SicongWu,WeiweZhaoYanhongCHhen,?Application research of Hilberttransformin reactiveenergymeasurement”,Hunannormal universitypolytechniccollege,Changsha410081,China
[4] HuaLiu,”ReactivePowerMearsurementandMulti-functionMeterDataManagement”,Henan University.
[6]Zhouligong. SOPC-basedEmbeddedSystem Tutorial[M]. Beijing: BeijingUniversityofAeronautics 2006
[7] LinggeJiang,”Theoriesand Methods ForReactive EnergyMeasurement”,ZhangjiajiePowerBureau,Zhangjiajie.
[8] Wei Wang, XiaoruWang, XiaoqingHuang, Da-pengXie??The research on Hilbert digital filter ofreactive power measurement??SouthwestJiaotongUniversity,Chengdu610031,China
[9]Yang fuguang. Efficient UARTcommunication andits applications based onDMA inARM.ChineseAcademicJournalWeb Publishing GeneralLibrary 2008. [5] AlteraCorp,Avalon-MMMastereferencemanual.
Keywords :— NIOSII; USART; IP; DMA; AVALON bus